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Abstract We present forward error correction systems based on a low-complexity LDPC decoding al-
gorithm and randomly-structured LDPC codes. Simulation and ASIC synthesis results show throughput
and net coding gain sufficient for long-haul applications, with greatly reduced energy consumption.
Introduction
Forward error correction (FEC) is an indispens-
able part of modern high-performance commu-
nication systems. In recent years, the intro-
duction of coherent transmission has resulted
in a great deal of interest and development in
soft-decision FEC for optical systems. As soft-
decision FEC can make use of soft probability in-
formation from the receiver, these systems can
achieve superior error correction capability com-
pared to hard-decision FEC. This improvement is
vital in modern long-haul optical communication,
which places very high demands on FEC perfor-
mance. Typically proposed requirements include
throughputs of 100 Gb/s or multiples thereof, low
power consumption, coding gain approaching the
theoretical limit, and special adaptations for opti-
cal channels3.
Low-density parity-check (LDPC) codes are
considered strong candidates for use in such sys-
tems, as the required coding gain and throughput
can be achieved with practical application-specific
integrated circuit (ASIC) implementations. For ex-
ample, one proposal suggests a block LDPC de-
coder using the normalized min-sum algorithm
(NMSA) for a 100 Gbps optical link5. More recent
papers have proposed spatially coupled LDPC
(SC-LDPC) codes9.
However, iterative message-passing LDPC de-
coding algorithms such as NMSA are very costly
in terms of circuit complexity and energy con-
sumption, especially when they must meet the
aforementioned performance goals. Estimates
of energy consumption in long-haul optical links
have found that an NMSA-based LDPC de-
coder and corresponding encoder respectively
consume 15.8% and 6.6% of the total energy in a
100 Gbps DP-16-QAM link over 1100 km of fiber,
and 10.1% and 4.2% of the total energy in a DP-
QPSK link over 2400 km6. Thus, the FEC com-
ponents are a high priority for energy reduction
efforts.
To that end, we propose an FEC implementa-
tion based on the low-complexity improved differ-
ential binary (IDB) decoding algorithm2. In the
remainder of this paper, we show that IDB based
decoders can achieve coding gain approaching
or equal to NMSA decoders through the use of
randomly-structured LDPC codes with long block
lengths, and that these codes can also be en-
coded efficiently. ASIC synthesis results show
that these decoders have low circuit complexity
and significantly less energy consumption com-
pared to previously proposed block LDPC de-
coders for long-haul optical links6.
Background
An LDPC code is characterized by a sparse par-
ity check matrix H with dimensions m× n, where
n is the number of bits in the block and m is the
number of parity checks. An (n, k) LDPC code
has k information bits per block. If H is full rank,
k = n−m. A frame x with length n is a valid code-
word iff HxT = 0T . Equivalently, an LDPC code
may be represented by a Tanner graph, where
variable nodes (VNs) vi represent the columns of
H, and check nodes (CNs) cj represent the rows.
An edge exists between vi and cj iff Hj,i = 1. The
degree of a node (dv for VNs and dc for CNs) is
equal to the number of edges connecting to it.
IDB is a low-complexity soft-decision decod-
ing algorithm for LDPC codes2. Like NMSA and
other soft-decision algorithms, it takes as input
the log-likelihood ratios (LLRs) of symbols re-
ceived from the channel, quantized using q bits.
Unlike NMSA, it uses 1-bit inter-node messages
and only one q-bit memory per VN, rather than q-
bit messages and dv memories of q bits each per
VN. These simplifications result in lower coding
gain compared to NMSA for a given LDPC code.
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Fig. 1: Structure of the parity check matrices used in this
work. The T sub-matrix is lower unitriangular, which permits
encoding in O(n+ g2) rather than O(n2).
Code Design
While IDB requires LDPC codes with dv ≥ 6
to decode effectively, its low circuit and wiring
complexity makes it practical to implement fully
parallel decoders using LDPC codes with long
block lengths and irregular structures. Since (con-
strained) randomly-structured codes are known to
approach capacity at long block lengths4, we se-
lected these for implementation, and found that
they perform very well with IDB.
In this work we implement (30000, 25000) and
(60000, 50000) LDPC codes. Both are full rank
and have 20% overhead. Since it is impossible
for a regular code with even dv to be full rank,
each code was generated with 1 redundant row,
which was then deleted. As a result, both codes
are slightly irregular, having 35 VNs with dv = 5
and 35 CNs with dc = 35. The remainder all have
dv = 6 and dc = 36.
These codes were further constrained to per-
mit efficient encoding. In general, encoding can
be performed by multiplying the systematic bits of
the codeword by a generator matrixG6. However,
this method is inefficient, because G is dense,
and this multiplication requires O(n2) XOR oper-
ations. Encoding complexity can be greatly re-
duced by using the Richardson-Urbanke (RU) en-
coding algorithm7. This requires putting H in ap-
proximate lower triangular form as illustrated in
Fig. 1. In this form, the sub-matrix T must be
lower unitriangular (i.e., lower triangular, with all
entries on the main diagonal equal to 1), but no
restrictions are placed on the other sub-matrices.
When H is in this form, encoding can be accom-
plished in O(n+ g2) complexity.
The “gap size” g, which controls the dimensions
of T, is a design parameter. If set too small, the
lower right portion of H will be very dense, result-
ing in many short cycles and small trapping sets,
which in turn results in a high error floor8.
Fig. 2 shows plots of bit error rate (BER) per-
formance for both code sizes, using BPSK mod-
ulation and an AWGN channel. In addition to
Monte Carlo (MC) simulations, we also performed
a trapping set search using a combination of a
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Fig. 2: BER performance results obtained via Monte Carlo
simulations, linear projection, and importance sampling.
Tab. 1: Encoder Complexity in XOR Operations
(30000, 25000) (60000, 50000)
RU encoding,
g = 600
5.20 · 105 8.85 · 105
G matrix 6.25 · 107 2.50 · 108
graph search and importance sampling (IS) simu-
lations in order to characterize the error floor per-
formance of these codes1.
For codes with g = 50, many trapping sets were
discovered in the dense lower right corner of H,
including ones with as few as 6 bits. This results
in a severe error floor at a BER of 10−12. However,
few of these trapping sets had VN members out-
side this region, and no trapping sets at all were
discovered to the left of the T sub-matrix. Due
to the random structure of these codes, hundreds
of different classes of trapping sets exist, though
they all have low multiplicities - most classes have
10 or fewer instances, with many being unique.
Increasing g reduces the number of trapping
sets and lowers this error floor, until at g = 600 no
trapping sets could be found using this method.
From this result, we infer that the g = 600 codes
will not have error floors above a BER of 10−15.
For the g = 600 codes, we perform linear ex-
trapolations of the lowest two points of the MC
simulations to estimate the net coding gain (NGC)
at a BER of 10−15. These extrapolations are
shown in Fig. 2. This results in a predicted
NGC of approximately 10.55 dB for the (30000,
25000) decoder and 10.75 dB for the (60000,
50000) decoder. These results are comparable to
an NMSA-based decoder using a (24576, 20482)
quasi-cyclic LDPC code, which demonstrates an
NGC of 10.7 dB (though this decoder could also
achieve an NGC of 11.3 dB with additional post-
processing)5.
Table 1 shows encoder complexity measured
in terms of the number of binary XOR opera-
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Tab. 2: Synthesis Results Using 65nm CMOS
(30000, 25000) (60000, 50000)
Cell area (mm2) 11.6 (9.38)a 23.9 (19.3)a
Gate equiv.
(Mgate) 5.58 (4.51)
a 11.44 (9.28)a
Energy (pJ /
info. bit) 11.3 (5.73)
a 18.8 (7.47)a
Clock freq.
(MHz) 250 200
Max. iterations 50 100
Info. throughput
(Gbps) 125 100
Latency (ns) 200 500
a Decoder core only (i.e., excluding the I/O shift register
buffers).
tions required to encode a block. RU encod-
ing reduces complexity by a factor of 100 for the
(30000, 25000) LDPC code, and a factor of 280
for the (60000, 50000) code. Based on a previ-
ous estimate of 36 pJ / bit for encoding a (24576,
20482) LDPC code using G matrix multiplication
in 40 nm CMOS6, we expect the encoding energy
for these codes will be insignificant.
Decoder Implementation Results
We implemented two decoders using IDB and the
LDPC codes described previously. Both decoders
use q = 5 bits for LLR input and internal memo-
ries. Input LLRs have a clipping threshold of 8,
and both LDPC codes use g = 600.
ASIC synthesis results of the decoders are
shown in Table 2. We obtained these results us-
ing Cadence RTL Compiler and a 65nm STMicro
general purpose CMOS process with VDD = 1.0
V. Despite their relatively low clock frequencies,
both decoders easily meet a minimum throughput
of 100 Gbps due to their large block lengths and
fully parallel architectures.
Energy consumption was estimated by post-
synthesis simulation, streaming in random code-
words with an electrical SNR of 4.3 dB at a con-
stant information rate of 100 Gbps. These re-
sults demonstrate a large reduction compared to
the (24576, 20482) NMSA decoder, which is esti-
mated to consume 86 pJ / bit in 40 nm CMOS6.
Also notable is that the I/O shift register buffers
are responsible for a large fraction of the energy
consumed, since they are always active and have
high switching activity, whereas the decoder core
is clock gated after convergence to a valid code-
word.
Conclusions
In this paper, we presented soft-decision FEC
systems for long-haul optical links. These sys-
tems are based on randomly-constructed LDPC
codes in conjunction with the reduced complex-
ity IDB decoding algorithm, which allows prac-
tical fully-parallel ASIC implementations of long
block lengths. ASIC synthesis results show that
these decoders easily achieve 100 Gbps informa-
tion throughput with low circuit complexity. The
NGC of these decoders at a BER of 10−15 is an-
ticipated to be in the 10.5 - 10.75 dB range. Fur-
thermore, since the LDPC codes used in this work
do not have a regular structure, it is possible to
construct them to have low-complexity encoders.
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